Metal-mediated exfoliation has been demonstrated as a promising approach for obtaining largearea flakes of 2D materials to fabricate prototypical nanoelectronics. However, several processing challenges related to organic contamination at the interfaces of the 2D material and the gate oxide must be overcome to realize robust devices with high yield. Here, we demonstrate an optimized process to realize high-performance field-effect transistor (FET) arrays from largearea (» 5000 μm 2 ) monolayer MoS2 with a yield of 85 %. A central element of this process is an exposed material forming gas anneal (EM-FGA) that results in uniform FET performance metrics (i.e., field-effect mobilities, threshold voltages, and contact performance). Complementary analytical measurements show that the EM-FGA process reduces deleterious channel doping effects by decreasing organic contamination, while also reducing the prevalence of insulating molybdenum oxide, effectively improving the MoS2-gate oxide interface. The uniform FET performance metrics and high device yield achieved by applying the EM-FGA technique on large-area 2D material flakes will help advance the fabrication of complex 2D nanoelectronics devices and demonstrates the need for improved engineering of the 2D materialgate oxide interface.
Introduction
With the scaling of silicon complementary metal-oxide-semiconductor (CMOS) field-effect transistor (FET) technology approaching fundamental limits of device dimensions, power consumption, and heat dissipation, [1] [2] an intense effort is underway to develop the next generation of switching devices for use in efficient computation and other low power applications. [3] [4] [5] Over the last decade, progress in the use of two-dimensional (2D) materials for numerous applications in the field of nanoelectronics has demonstrated the potential for these materials to transform the semiconductor industry. [6] [7] [8] Two-dimensional materials have diverse electronic properties, ranging from semi-metals (e.g., graphene) to semiconductors (e.g., MoS2, WSe2, etc.) to insulators (e.g., hexagonal boron nitride). [9] [10] [11] [12] Furthermore, even when these materials are made atomically thin (i.e., a single monolayer), they exhibit good electrical and mechanical properties [13] [14] [15] making them ideal candidates for next generation electronics. A broad range of high-performance electronic devices such as FETs, [16] [17] light-emitting diodes (LED), 11, 18 photodetectors, [19] [20] and biosesnors [21] [22] have been realized from 2D materials showcasing their utility in applications where high sensitivity and low power operation are required. However, while the diversity of electronic properties and devices that can be obtained by using 2D materials is virtually limitless, their practical realization is hampered by device fabrication challenges, such as contamination at the interface of the material and gate oxide, [23] [24] [25] poor channel doping control, [26] [27] [28] [29] and high contact resistance, 26, [30] [31] resulting in unreliable device performance.
2D materials can be obtained from either geological sources or through chemical synthesis.
Mechanical exfoliation 32 has been traditionally used to obtain 2D materials from geological sources, allowing the fabrication of prototype devices that demonstrate their remarkable properties. However, it is difficult to obtain 2D material flakes with areas large enough to fabricate arrays of nanoelectronics devices or logic circuits using this technique. To overcome this challenge, methods including chemical vapor deposition (CVD) [33] [34] [35] and physical vapor deposition (PVD) 36 are being developed to synthesize 2D material flakes with sufficiently large areas. Despite rapid progress in recent years, the performance of devices fabricated from 2D materials generated with these deposition methods have lagged behind the performance of those fabricated from geologically sourced 2D materials. 34, [37] [38] [39] [40] [41] In the interim, metal-mediated exfoliation techniques that yield millimeter scale 2D materials [42] [43] [44] can permit the realization of large arrays of devices and complex logic circuits. However, 2D material flakes obtained through metal-mediated exfoliation can suffer from both organic and metal contamination originating from multiple adhesive transfer steps, which can degrade device performance through uncontrolled channel doping and charge traps at the 2D material-gate oxide interfaces, making the fabrication of devices with these 2D material flakes difficult. 42, [45] [46] Therefore, new processes informed by better characterization of the interface between a 2D material and the gate oxide are needed to improve the performance and reliability of devices fabricated from metal-mediated sourced 2D materials.
We demonstrate a process that improves the performance and reliability of FETs fabricated from MoS2 monolayers obtained by gold-mediated exfoliation. 42 To date, techniques such as ultra-high vacuum (UHV) annealing [47] [48] [49] and UV ozone (UV-O3) 48 FET performance with complementary analytical measurements using Raman spectroscopy, Xray photoelectron spectroscopy (XPS), and atomic force microscopy (AFM) to demonstrate the effectiveness of the EM-FGA and its reliability for the fabrication of FETs and potentially other devices fabricated from 2D materials.
Results and Discussion

Monolayer MoS2 Field-Effect Transistor Fabrication
To realize monolayer MoS2 FETs, MoS2 was first transferred onto an oxidized Si substrate with an oxide (SiO2) thickness of 70 nm using the gold-mediated exfoliation technique described in the Methods. 42 Numerous flakes of the transferred material were measured using Raman spectroscopy to have monolayer thickness with an average area between 1000 μm 2 and 5000 μm 2 as seen from Figure 1a . The Raman peaks corresponding to the E 1 2g phonon mode (in-plane vibration for Mo and S at ≈ 386 cm −1 ) and the A1g mode (out-of-plane vibration for Mo and S at ≈ 403 cm −1 ) were found to be in good agreement with the expected shift 55 for monolayer MoS2
(thickness ≈ 0.7 nm) and yielded a frequency difference of 16.6 cm −1 (Figure 1b, orange) . A schematic of a monolayer MoS2 FET is depicted in Figure 1c Figure 1d shows an optical image of an array of three FETs with a global back-gate (BG) and back-gate dielectric (gray, SiO2). Next, the top-gate (TG) dielectric (blue, Al2O3) was deposited using atomic layer deposition (ALD) and the top-gate metal (10 nm Ti/100 nm Au) was patterned using optical lithography and electron-beam metal deposition. The large areas and relative abundance of exfoliated monolayers on the substrate allowed for batch fabrication of numerous monolayer FET arrays on a 4-inch wafer. 
Forming Gas Anneal Effects on FET Performance
Two sets of FETs were fabricated by using the process flow described in section 2.1 and shown in Figure 2 . A control set (n=5) was processed using the steps shown in Figure 2 on the right in green, in which a conventional annealing process was used, i.e. the entire set of five control FETs underwent a forming gas anneal (FGA) immediately after deposition of a top-gate oxide. 48, 54 The second set of FETs (n=20) was fabricated with our new EM-FGA process as illustrated in Figure 2 on the left in orange. We varied the anneal time and gas flow rate ( Figure   S2 ) and determined that an anneal temperature of 400 °C with 100 cm 3 /min forming gas for 24
hours at standard temperature and pressure (STP), 0 °C and 101 kPa, respectively (100 sccm), yielded an optimum improvement in performance. The back-gate performance of both the control and EM-FGA FETs was characterized after deposition of the top-gate oxides, but without the top-gate metals. Next, top-gate metals were deposited onto both sets of FETs followed by a second shorter FGA ( Figure 2) . Finally, the top-gate performance of all devices was measured while the back-gate was connected to ground. 
Back-gate Performance
EM-FGA FET back-gate performance after top-gate oxide deposition and prior to top-gate metal deposition is shown by the representative orange transfer curve in Figure 3a for VDS = 1.05 V (all transfer curves can be seen in Figure S4 ). The measurements were repeated for multiple (stepped) VDS as seen in Figure 3b , where minimal hysteresis was observed. Average electrical performance parameters for all the measured devices are reported in Table 1 . All devices demonstrated n-type behavior, consistent with previous observations for MoS2 FETs. 16, 56 Unless otherwise noted, error bars reported in this work represent the standard error. Table 1 . Performance parameters for EM-FGA and control FETs reported as means and standard errors. Several of these metrics are labeled as "N/A" because the large flat band shift in VT for the control FETs precluded an accurate estimation of these metrics without inducing dielectric breakdown in the back-gate or top-gate oxide.
On average, we observed an Ion/Ioff ratio of ≈ 10 5 , and a subthreshold swing of (4.6 ± 0.3) V/decade for the 70 nm SiO2 back-gate interface. At large positive VBG, we observed
an Ion of at least 10 μA/μm and a field-effect mobility (μFE), not correcting for source and drain contact resistance, of (16.1 ± 2.4) cm 2 /V·s that was determined using, "# =
, where gm,max is the peak transconductance, L and W are the length and width of the channel respectively, and Cox is the oxide capacitance per unit area, determined to be 49.3 nF/cm 2 for the 70 nm SiO2 back-gate dielectric. 57 To prevent the risk of dielectric breakdown, we limited the range of VBG to ±25 V. The threshold voltage (VT), estimated by extrapolating the point of maximum slope on the transfer curve to the x-axis, was found to be (2.4 ± 0.9) V for the EM-FGA FETs. In contrast, the control set exhibited a large and negative shift in VT of (−21.1 ± 2.2) V, as shown by the representative green transfer curve in Figure 3a (all transfer curves can be seen in Figure S5 ). .
For a monolayer MoS2 FET, ideal VT is defined as the VG at which the quantum capacitance of the channel equals Cox. 60 This definition must be used instead of the standard definition of VT, which is only applicable to bulk FETs. 59 Using equations (1) - (3) outlined in Methods, the theoretical value of VT was calculated to be +0.7 V for a FET for a monolayer MoS2 channel on a 70 nm SiO2 oxide. Therefore, the experimentally observed VT of (2.4 ± 0.9) V for the EM-FGA case compares favorably to the theoretical value. On the other hand, for the control FETs, we measured VT = (−21.1 ± 2.2) V, which represents a large and negative shift from ideal VT ( highlights the importance of the sequence of processing steps developed in this study (see Figure   2 ) with respect to improving the quality of a 2D material-gate oxide interface.
The benefits of the EM-FGA also extend to improved contact performance in the EM-FGA devices relative to the control set. After the EM-FGA, the IDS-VDS response of the FETs as a function of VBG was found to be Ohmic as seen in Figure 3c (all EM-FGA FET IDS-VDS responses can be seen in Figure S6 and 2-point resistances can be seen in Table S1 ). In contrast, Figure 3d demonstrates that the control devices exhibited rectifying characteristics indicating the presence of a Schottky barrier at those contacts (all control FET IDS-VDS responses can be seen in Figure S7 ). We quantified the difference in contact resistance (RC) between the EM-FGA and control FETs using a four-point probe measurement technique ( Figure S8 ) as described in
Methods. From these measurements, RC was estimated to be (35 ± 3) kΩ-μm for the EM-FGA FETs and (785 ± 32) kΩ-μm for the control FETs, where RC for the EM-FGA FETs is ten-fold lower than previously reported for monolayer MoS2 FETs. Many of the improvements displayed by the EM-FGA FETs were also observed for the control FETs. For example, we observed minimal hysteresis, while the drive current was found to be at least 10 μA/μm at large positive VBG and μFE was (13.5 ± 3.5) cm 2 /V·s prior to correcting for the contact resistance (Table 1) . However, the large shift in VT for the control FETs precluded an accurate estimation of the Ion/Ioff ratio and the subthreshold swing without inducing dielectric breakdown in the back-gate dielectric.
Top-gate Performance. One goal of our approach is to make top-gated monolayer MoS2 FETs for switching or sensing applications. Therefore, after back-gate characterization, the top-gate metal was deposited onto both the EM-FGA and control FETs followed by a second, shorter FGA, to improve top-gate performance. EM-FGA FET top-gate performance is shown by the representative orange transfer curve in Figure 4a and reported for all measured devices in Table 1 (all transfer curves can be seen in Figure S9 ). On average, and similarly to the back-gate results, we measured minimal hysteresis, an Ion/Ioff ratio of ≈ 10 6 , and a subthreshold swing of (650 ± 24) mV/dec. At large and positive VTG, we measured a drive current of at least 10 μA/μm and μFE of (2.8 ± 0.5) cm 2 /V·s before correcting for the contact resistance (and assuming Cox to be 398 nF/cm 2 for the top-gate oxide). VT was found to be (−1.8 ± 0.3) V, estimated by extrapolating the point of maximum slope on the transfer curve to the x-axis.
To compare our experimental top-gate VT of (−1.8 ± 0.3) V to the ideal value, we again used equations (1) - (3) to calculate ideal VT for a top-gate FET with a monolayer MoS2 channel under a 20 nm Al2O3 oxide. This value was found to be +0.8 V. In contrast to the back-gate performance, the experimentally determined value of VT does not compare favorably to ideality, indicating that the contaminants doping the channel affect top-gate performance more than backgate performance. This may be, in part, due to trapping of these fixed charges at the interface degrading gate control. EM-FGA parameters will be further optimized in future work with the aim of reducing Qi at the MoS2-top-gate oxide interface and to shift top-gate VT closer to ideality. Finally, Figure 4b demonstrates that the device IDS-VDS characteristics were found to be Ohmic for the EM-FGA FETs (all IDS-VDS curves can be seen in Figure S10 and 2-point resistances can be seen in Table S1 ), in contrast to Figure 4c that demonstrates the rectifying behavior observed for the control FETs (all IDS-VDS curves can be seen in Figure S11 ), similar to the rectifying behavior observed for the control back-gates.
Similarly to the back-gate, some aspects of top-gate performance for the control set were comparable to those of the EM-FGA set. Drive currents approached 10 μA/μm at large and positive VTG, and μFE was found to be (4.1 ± 0.3) cm 2 /V·s prior to correcting for the contact resistance (Table 1) . However, also similar to the back-gate, a large and negative shift in VT (Figure 4a , green) was observed in the top-gate for the control set, which again precluded an accurate estimation of the Ion/Ioff ratio, the subthreshold swing, and VT for the control FETs without inducing dielectric breakdown in the gate dielectric (all transfer curves can be seen in Figure S12 ). We also note that the large and negative shift in VT for the control top-gates permitted a more accurate estimate of gm,max than the EM-FGA top-gates where gm,max is likely underestimated because IDS is still increasing at 4 V, which was the maximum VTG that could be applied without inducing dielectric breakdown (Figure 4a ). This results in underestimations of gm,max and μFE for the EM-FGA FETs relative to the control FETs..
In summary, the observed performance benefits of the EM-FGA process are threefold: i) by drastically reducing the interface contamination and trap charges, a controlled VT shift on both the back-gate and top-gate closer to the ideal value was achieved, which in turn improves performance and reproducibility of FETs fabricated using this approach closer to the level needed for integration in logic circuits, 58, 65 48, 51, 66 We expect EM-FGA to be a critical component of the streamlined processing of 2D materials obtained using increasingly widespread metal-mediated exfoliation techniques. 43, 46, [67] [68] Finally, to better describe the mechanism underlying improved FET performance in this work, we performed several complimentary measurements on the monolayers from which the FETs were fabricated, as described next.
Monolayer Characterization with Raman, XPS and AFM
Raman spectroscopy, XPS, and AFM were used to quantify the effects of the EM-FGA on the morphology and chemical composition of MoS2 monolayers obtained from metal-mediated exfoliation. All monolayers analyzed here were prepared using the process steps outlined in
Methods, identical to the monolayers used to fabricate the FETs, up to the deposition of the topgate oxide.
Raman Spectroscopy: Raman spectra of monolayer MoS2 are shown in Figure 1b . As discussed earlier, the separation between the E 1 2g and A1g peaks in the spectrum were in agreement with the expected shift 55 for monolayer MoS2 with a thickness of ≈ 0.7 nm and yielded a frequency difference of 16.6 cm −1 . The EM-FGA process increased the peak separation frequency to 19.4 cm −1 , within the range observed for monolayer MoS2. 55 On the other hand, as seen from 
Atomic Force Microscopy (AFM):
MoS2 monolayers were also characterized using AFM imaging before and after the EM-FGA to assess changes in surface morphology as illustrated in Prior to EM-FGA, the distribution of phase angles (Figure 6c, inset) on both the SiO2 and MoS2 surfaces was long-tailed indicating phase non-uniformity. This behavior was consistent with previous observations of contamination in graphene. 70 Following EM-FGA, the phase angle distributions were considerably more uniform and followed a Gaussian distribution suggesting removal of surface contamination. The result agrees with the XPS measurements that show both removal of organic contamination and improvement to the stoichiometry of the MoS2. 
Conclusion
We demonstrate a new process that markedly improved reproducibility and performance of The methods detailed in this work will have an immediate impact when realizing devices that use 2D materials sourced from metal-mediated exfoliation and could help in the development of 2D heterostructure devices where there is a stringent requirement for interface cleanliness and material quality. Finally, EM-FGA can potentially be applied to CVD or PVD grown material to improve material composition. We will extend our processing approach to improve the yield and reproducibility for synthesized 2D materials in future works. After the transfer was complete, the presence of monolayers was confirmed with Raman spectroscopy. Source and drain contacts were patterned onto the entire wafer (i.e., not targeting specific monolayers) by using optical lithography with a stepper. The source and drain contacts were metallized with electron beam deposition of 2 nm Ti and 80 nm Au. Arrays were inspected for source and drain contact overlap of monolayers using optical microscopy and targeted for channel patterning. 5 μm ´ 5 μm MoS2 channels were patterned using optical lithography and then etched into the monolayer with XeF2 at 100 Pa (1 Torr) and 3 second pulses. For most monolayers, between 10 and 14 pulses were used to fully etch the monolayer. For Raman, XPS, and AFM analysis, samples were processed identically (except for electron beam metal deposition) to mimic processing conditions prior to the EM-FGA.
Methods
FET
The EM-FGA was performed on the FETs for 24 hours in a tube furnace at 350 Pa (2.6 Torr) and 400 °C with 100 cm 3 /min forming gas at standard temperature and pressure (STP), 0 °C and 101 kPa, respectively (100 sccm) of 95:5 N2/H2. EM-FGA FETs were immediately transferred to a reactor for atomic layer deposition (ALD) of Al2O3 as opposed to control FETs where the FGA was performed after Al2O3 deposition. For ALD, saturating doses of trimethylaluminum and water vapor were alternately injected into a custom, warm-walled ALD reactor with a constant flow of ultra-high purity N2 serving as a carrier gas for the reactants and as a purge gas between injections. The substrate was heated to 210 °C while the walls and gas lines were maintained at 110 °C. Under similar conditions, the deposition rate of Al2O3 was previously found using 
where q is the elementary charge, g2D is the 2D density of states within the channel, Eg is the . R23,23 and R14, 23 were found by taking the inverse of the slope of the best fit lines to the I-V data as shown in Figure S8 .
Raman Spectroscopy: Raman spectra were acquired in a Renishaw InVia microscope spectrometer with laser excitation at 514 nm. All Raman peaks were calibrated based on the Si peak (520.7 cm −1 ) and fitted with Gaussian-Lorentzian line shapes to determine the peak position, the line width, and the intensity of different components.
X-ray Photoelectron Spectroscopy: XPS Spectra were acquired on a Kratos Axis UltraDLD XPS/UPS system, under a base pressure of 0.135 μPa (10 −9 Torr), using the monochromatic Al Kα line. The XPS spectra were calibrated using adventitious carbon at » 284.8 eV.
Atomic Force Microscopy: AFM images were acquired on an Asylum AFM with the tip in tapping mode to acquire both topographical and phase changes of the MoS2 and the surrounding SiO2 substrate. Scanning was performed at room temperature with settings optimized for 2D materials.
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